## **MEMORY**

**Un-buffered** 

# 2 M × 64 BIT SYNCHRONOUS DYNAMIC RAM DIMM

# MB8502S064AC-100/-84/-67

### 168-pin, 2 Clock, 1-bank, based on 2 M × 8 BIT SDRAMs with SPD

#### ■ DESCRIPTION

The Fujitsu MB8502S064AC is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eight MB81117822A devices which organized as two banks of 2 M  $\times$  8 bits and a 2K-bit serial EEPROM on a 168-pin glass-epoxy substrate.

The MB8502S064AC features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8502S064AC is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


#### **■ PRODUCT LINE & FEATURES**

Para	ameter	MB8502S064AC-100	MB8502S064AC-84	MB8502S064AC-67
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)
RAS Access Time		54 ns max.	56 ns max.	60 ns max.
CAS Access Time		24 ns max.	24 ns max. 26 ns max.	
Output Valid from Clock		8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)
Power	Burst Mode	3888 mW max.	3600 mW max.	3312 mW max.
Dissipation	Power Down Mode		57.6 mW max.	

- Un-buffered 168-pin DIMM Socket Type (Lead pitch: 1.27 mm)
- Conformed to JEDEC Standard (2 CLK)
- Organization: 2,097,152 words × 64 bits
- Memory: MB81117822A (2 M × 8, 2-bank) × 8 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible

- 2048 Refresh Cycle every 32.8 ms
- · Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM
- Module size:
  - 1.0" (height)  $\times$  5.25" (length)  $\times$  0.157" (thick)

### **■ PACKAGE**




## **Package and Ordering Information**

- 168-pad DIMM, order as MB8502S064AC-xxDG (DG=Gold Pad)

## **■ PIN ASSIGNMENTS**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	29	DQMB <sub>1</sub>	57	DQ <sub>18</sub>	85	Vss	113	DQMB <sub>5</sub>	141	DQ <sub>50</sub>
2	DQ <sub>0</sub>	30	<del>CS</del> ₀	58	DQ <sub>19</sub>	86	DQ <sub>32</sub>	114	N.C.	142	DQ <sub>51</sub>
3	DQ <sub>1</sub>	31	N.C.	59	Vcc	87	DQ <sub>33</sub>	115	RAS	143	Vcc
4	DQ <sub>2</sub>	32	Vss	60	DQ <sub>20</sub>	88	DQ <sub>34</sub>	116	Vss	144	DQ <sub>52</sub>
5	DQ₃	33	A <sub>0</sub>	61	N.C.	89	DQ <sub>35</sub>	117	<b>A</b> 1	145	N.C.
6	Vcc	34	A <sub>2</sub>	62	N.C.	90	Vcc	118	Аз	146	N.C.
7	DQ <sub>4</sub>	35	A <sub>4</sub>	63	N.C.	91	DQ <sub>36</sub>	119	<b>A</b> 5	147	N.C.
8	DQ <sub>5</sub>	36	A <sub>6</sub>	64	Vss	92	DQ <sub>37</sub>	120	A <sub>7</sub>	148	Vss
9	DQ <sub>6</sub>	37	A8	65	DQ <sub>21</sub>	93	DQ <sub>38</sub>	121	<b>A</b> 9	149	DQ <sub>53</sub>
10	DQ <sub>7</sub>	38	A <sub>10</sub>	66	DQ <sub>22</sub>	94	DQ <sub>39</sub>	122	A <sub>11</sub>	150	DQ <sub>54</sub>
11	DQ <sub>8</sub>	39	N.C.	67	DQ <sub>23</sub>	95	DQ <sub>40</sub>	123	N.C.	151	DQ <sub>55</sub>
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ <sub>9</sub>	41	Vcc	69	DQ <sub>24</sub>	97	DQ <sub>41</sub>	125	CLK <sub>1</sub>	153	DQ <sub>56</sub>
14	DQ <sub>10</sub>	42	CLK <sub>0</sub>	70	DQ <sub>25</sub>	98	DQ <sub>42</sub>	126	N.C.	154	DQ <sub>57</sub>
15	DQ <sub>11</sub>	43	Vss	71	DQ <sub>26</sub>	99	DQ <sub>43</sub>	127	Vss	155	DQ <sub>58</sub>
16	DQ <sub>12</sub>	44	N.C.	72	DQ <sub>27</sub>	100	DQ <sub>44</sub>	128	CKE	156	DQ <sub>59</sub>
17	DQ <sub>13</sub>	45	CS <sub>2</sub>	73	Vcc	101	DQ <sub>45</sub>	129	N.C.	157	Vcc
18	Vcc	46	DQMB <sub>2</sub>	74	DQ <sub>28</sub>	102	Vcc	130	DQMB <sub>6</sub>	158	DQ <sub>60</sub>
19	DQ <sub>14</sub>	47	DQMB <sub>3</sub>	75	DQ <sub>29</sub>	103	DQ <sub>46</sub>	131	DQMB <sub>7</sub>	159	DQ <sub>61</sub>
20	DQ <sub>15</sub>	48	N.C.	76	DQ <sub>30</sub>	104	DQ <sub>47</sub>	132	N.C.	160	DQ <sub>62</sub>
21	N.C.	49	Vcc	77	DQ <sub>31</sub>	105	N.C.	133	Vcc	161	DQ <sub>63</sub>
22	N.C.	50	N.C.	78	Vss	106	N.C.	134	N.C.	162	Vss
23	Vss	51	N.C.	79	N.C.	107	Vss	135	N.C.	163	N.C.
24	N.C.	52	N.C.	80	N.C.	108	N.C.	136	N.C.	164	N.C.
25	N.C.	53	N.C.	81	N.C.	109	N.C.	137	N.C.	165	SA <sub>0</sub>
26	Vcc	54	Vss	82	SDA	110	Vcc	138	Vss	166	SA <sub>1</sub>
27	WE	55	DQ <sub>16</sub>	83	SCL	111	CAS	139	DQ <sub>48</sub>	167	SA <sub>2</sub>
28	DQMB <sub>0</sub>	56	DQ <sub>17</sub>	84	Vcc	112	DQMB <sub>4</sub>	140	DQ <sub>49</sub>	168	Vcc



### **■ PIN DESCRIPTION**

Symbol	1/0	Function	Symbol	1/0	Function
A <sub>0</sub> to A <sub>11</sub>	I	Address Input	DQ <sub>0</sub> to DQ <sub>63</sub>	I/O	Data Input/Data Output
RAS	I	Row Address Strobe	Vcc	_	Power Supply (+3.3 V)
CAS	I	Column Address Strobe	Vss	_	Ground (0 V)
WE	ı	Write Enable	N.C.	_	No Connection
DQMB <sub>0</sub> to DQMB <sub>7</sub>	I	Data (DQ) Mask	SA <sub>0</sub> to SA <sub>2</sub>	I	Serial PD Address Input
CLK <sub>0</sub> , CLK <sub>1</sub>	I	Clock Input	SCL	I	Serial PD Clock
CKE	ı	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output
$\overline{CS}_0, \overline{CS}_2$	I	Chip Select			


### **■ SERIAL-PD INFORMATION**

Byte	Function Described		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Defines Number of Bytes Written into	128 Byte	1	0	0	0	0	0	0	0
	Serial Memory at Module Manufacture									
1	Total Number of Bytes of SPD Memory	256 Byte	0	0	0	0	1	0	0	0
2	Fundamental Memory Type	SDRAM	0	0	0	0	0	1	0	0
3	Number of Row Addresses	11	0	0	0	0	1	0	1	1
4	Number of Column Addresses	9	0	0	0	0	1	0	0	1
5	Number of Module Banks	1 bank	0	0	0	0	0	0	0	1
6	Data Width	64 bit	0	1	0	0	0	0	0	0
7	Data Width (Continuation)	+0	0	0	0	0	0	0	0	0
8	Interface Type	LVTTL	0	0	0	0	0	0	0	1
9	SDRAM Cycle Time	10 ns	1	0	1	0	0	0	0	0
		12 ns	1	1	0	0	0	0	0	0
		15 ns	1	1	1	1	0	0	0	0
10	SDRAM Access from Clock	8.5 ns	1	0	0	0	0	1	0	1
		9 ns	1	0	0	1	0	0	0	0
11	DIMM Configuration Type	Non-Parity	0	0	0	0	0	0	0	0
12	Refresh Rate/Type	Self, Norm	1	0	0	0	0	0	0	0
13	SDRAM Module Attributes	UN-Buffer	0	0	0	0	0	0	0	0
14	SDRAM Device Attributes	(*)	0	0	0	0	0	1	1	0
15	Minimum Clock Delay Back to Back	1 Cycle	0	0	0	0	0	0	0	1
	Random Column Address									
16	Burst Lengths Supported	1, 2, 4, 8	0	0	0	0	1	1	1	1
17	Number of Banks on Each SDRAM Device	2 bank	0	0	0	0	0	0	1	0
18	CAS Latency	2, 3	0	0	0	0	0	1	1	0
19	CS Latency	0	0	0	0	0	0	0	0	1
20	Write Latency	0	0	0	0	0	0	0	0	1
21 to 31	Reserved for Future Offerings	_	0	0	0	0	0	0	0	0
32 to 63	Superset Information	_	0	0	0	0	0	0	0	0
64 to 125	Manufacturer's Information	_	0	0	0	0	0	0	0	0
126	Intel Specification Frequency	66 MHz	0	1	1	0	0	1	1	0
127	Intel Specification CAS Latency	2, 3	0	0	0	0	0	1	1	0
128+	Unused Storage Locations	_	_	_	_	_	_	_	_	_

**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

(\*) Byte 14: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	TBD	TBD	Supported Single Write/ Burst Read	Supported Precharge All	Supported Auto- precharge	Supported Early RAS Precharge
0	0	0	0	0	1	1	0



### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Value			
Farameter	Symbol	Min.	Max.	Unit		
Supply Voltage*	Vcc	-0.5	+4.6	V		
Input Voltage*	Vin	-0.5	+4.6	V		
Output Voltage*	Vоит	-0.5	+4.6	V		
Storage Temperature	Тѕтс	<b>-</b> 55	+125	°C		
Power Dissipation	P <sub>D</sub>	_	10.4	W		
Output Current (D.C.)	Іоит	<b>–</b> 50	+50	mA		

<sup>\*:</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol		Value		Unit
Farameter	Notes	Symbol	Min.	Тур.	Max.	Onit
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V
Supply Voltage	Į.	Vss	0	0	0	V
Input High Voltage, all inputs	*1	ViH	2.0	_	Vcc +0.5	V
Input Low Voltage, all inputs	*1, 2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+70	°C

<sup>\*1.</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

#### **■ CAPACITANCE**

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}\text{C})$ 

			`	, ,	
Darama	40.0	Cymbal	Va	lue	l Init
Parame	eter	Symbol	Min.	Max.	Unit
	A <sub>0</sub> to A <sub>11</sub>	C <sub>IN1</sub>	_	40	pF
	RAS, CAS, WE	C <sub>IN2</sub>	_	38	pF
	$\overline{\text{CS}}_0, \overline{\text{CS}}_2$	Сімз	_	19	pF
Innut Consoitance	CKE	C <sub>IN4</sub>	_	41	pF
Input Capacitance	CLK <sub>0</sub> , CLK <sub>1</sub>	C <sub>IN5</sub>	_	32	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	CIN6	_	13	pF
	SCL	Cscl	_	5	pF
Input/Output Congeitance	SA <sub>0</sub> , SA <sub>1</sub> , SA <sub>2</sub>	Csa	_	4	pF
	SDA	CSDA	_	6	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>63</sub>	CDQ	_	11	pF

<sup>\*2.</sup>  $V_{IL}$  (min) = -1.5 V AC (Pulse Width  $\leq 5$  ns)

#### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

Devemeter N	lataa		Cyrrach ol	Candition	Va	lue	1110:4
Parameter N	lotes		Symbol	Condition	Min.	Max.	Unit
		MB8502S064AC-100		No Burst;		680	mA
		MB8502S064AC-84	Icc1s	tck = min		640	mA
Operating Current	*2	MB8502S064AC-67		One Bank Active		600	mA
(Average Power Supply Current)	2	MB8502S064AC-100		No Burst;		1040	mA
		MB8502S064AC-84	Icc1D	tck = min trc = min		960	mA
		MB8502S064AC-67		All Banks Active		880	mA
Precharge Standby Current (Power	*2		Ісс2Р	CKE = V <sub>IL</sub> , t <sub>CK</sub> = min All Banks Idle	_	16	mA
Supply Current)	۷		Ісс2N	CKE = V <sub>IH</sub> , tck = min All Banks Idle	Min. Max.  680  640  600  1040  960  880  = min	mA	
Active Standby	*0		Іссзр	CKE = V <sub>IL</sub> , t <sub>CK</sub> = min Any Bank Active	_	240	mA
Current (Power Supply Current)	*2  *2  *Box Any Bank Active  CKE = VIH, tck = Any Bank Active  MB8502S064AC-100		CKE = V <sub>IH</sub> , t <sub>CK</sub> = min Any Bank Active	_	400	mA	
Burst Mode Current		MB8502S064AC-100			_	1080	mA
(Average Power	*2	MB8502S064AC-84	Icc4	tck = min	_	1000	mA
Supply Current)		MB8502S064AC-67			_	920	mA
Auto-refresh Current		MB8502S064AC-100		Auto Refresh	_	880	mA
(Average Power	*2	MB8502S064AC-84	Icc5	tck = min trc = min		800	mA
Supply Current)		MB8502S064AC-67		trrd = min	_	720	mA
Self-refresh Current (Average Power Supply C	Curren	nt)	Icc6	tck = VIL	_	16	mA
Input Leakage Current (A	All Inpu	uts)	lı (L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$ All other pins not under test = $0 \text{ V}$ $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$	-50	50	μΑ
Output Leakage Current	ge Current (All Inputs)		Output is disabled (Hi-Z) $0 \text{ V} \leq \text{Vout} \leq \text{Vcc}$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$	-10	10	μΑ	
LVTTL Output High Voltage	*1		Vон	lон = −2.0 mA	2.4	_	V
LVTTL Output Low Voltage	*1		Vol	lo <sub>L</sub> = +2.0 mA	_	0.4	V

- **Notes:** \*1. Voltages referenced to Vss (= 0 V)
  - \*2. Icc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.
  - \*3. An initial pause (DESL on NOP) of 200 µs is required after power-on followed by a minimum of eight Auto-refresh cycles.
  - \*4. DC characteristics is the Serial PD standby state (VIN = GND or Vcc).

### **■ AC CHARACTERISTICS**

## (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter Notes		Symbol		S064AC 00		S064AC 34		S064AC 57	Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	tou	10	_	12	_	15	_	ns
'	Clock Period	CL = 2	<b>t</b> ск	15	_	17	_	20	_	ns
2	Clock High Time		<b>t</b> cH	4		4	_	4	_	ns
3	Clock Low Time		<b>t</b> cL	4	_	4	_	4	_	ns
4	CS Set Up Time		<b>t</b> sc	3	_	3	_	3	_	ns
5	CS Hold Time		tнc	1		1	_	1	_	ns
6	Input Set Up Time		<b>t</b> sı	3	_	3	_	3	_	ns
7	Input Hold Time		tнı	1	_	1	_	1	_	ns
8	Data Input Set Up Time		tsid	3	_	3	_	3	_	ns
9	Data Input Hold Time		thid	1	_	1	_	1	_	ns
	Output Valid	CL = 3		_	8.5	_	8.5	_	9	
10	from Clock *1, *2 (tclk = min)	CL = 2	<b>t</b> ac	_	9	_	9	_	10	ns
11	Output in Low-Z		tolz	3	_	3	_	3	_	ns
12	Output in High-Z *3		tонz	3		3	_	3	_	ns
13	Output Hold Time		tон	3	_	3	_	3	_	ns
14	Time between Refresh		tref	_	32.8	_	32.8	_	32.8	ms
15	Transition Time		t⊤	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		<b>t</b> PDE	3	_	4	_	5	_	ns

### (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	MB8502S064AC N		MB8502S064AC -84		MB8502S064AC -67		Unit	
				Min.	Max.	Min.	Max.	Min	Max.	
1	RAS Cycle Time	*4	<b>t</b> RC	90	_	100	_	110	_	ns
2	RAS Access Time	*5	<b>t</b> RAC	_	54	_	56	_	60	ns
3	CAS Access Time	*6, *9	<b>t</b> cac		24		26		30	ns
4	RAS Precharge Time		<b>t</b> RP	30	_	35		40	_	ns
5	RAS Active Time		<b>t</b> RAS	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time	*7	<b>t</b> RCD	30	_	30	_	30	_	ns
7	Write Recovery Time		twr	10	_	12		15	_	ns
8	Write Precharge Time		<b>t</b> RWL	10	_	12		15	_	ns
9	RAS to CAS Bank Active Delay Time		<b>t</b> rrd	30	_	30	_	30	_	ns

## (3) CLOCK COUNT FORMULA (\*8)

$$Clock \ge \frac{Base\ Value}{Clock\ Period}\ \ (Round\ off\ a\ whole\ number)$$


## (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

` '	•			•	•	-	-
No.	Parameter		Symbol	MB8502S064AC -100	MB8502S064AC -84	MB8502S064AC -67	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z	<u>.</u>	IDQZ	2	2	2	Cycle
3	DQM to Input Data Delay	/	IDQD	0	0	0	Cycle
4	Last Output to Write Con Delay	nmand	lowd	2	2	2	Cycle
5	Write Command to Input Delay	Data	<b>I</b> DWD	0	0	0	Cycle
6	Precharge to	CL = 3	la a	3	3	3	Cycle
0	Output in High-Z Delay	CL = 2	<b>I</b> ROH	2	2	2	Cycle
7	Mode Register Access to Bank Active (min)		<b>I</b> MRD	2	2	2	Cycle
8	CAS to CAS Delay (min)		Іссь	1	1	1	Cycle
9	CAS Bank Delay (min)		Ісво	1	1	1	Cycle

- **Notes:** \*1. Assumes trcd and tcac are satisfied.
  - \*2. tac also specifies the access time at burst mode except for first access.
  - \*3. Specified where output buffer is no longer driven.
  - \*4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
  - \*5. trac is a reference value. Maximum value is obtained from the sum of tred (min) and teac (max).
  - \*6. Assumes trac and tac are satisfied.
  - \*7. Operation within the trop (min) ensures that trac can be met; if trop is greater than the specified trop (min), access time is determined by toac and tac.
  - \*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
    - All clock counts are calculated by a simple formula:
    - clock count equals base value divided by clock period (round off to a whole number).
  - \*9. The Icac (CAS latency: CL) is programmed by the mode register.
  - \*10. An initial pause ( DESL on NOP ) of 200  $\mu s$  is required after power-up followed by a minimum of eight Auto-refresh cycles.
  - $^{*}$ 11. 1.4 V or V<sub>REF</sub> is the reference level for measuring timing of signals.
    - Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
  - \*12. AC characteristics assume  $t_T = 1$  ns and 30 pF of capacitive load.

<sup>\*</sup>Source: MB81117822A Data Sheet for details on the electricals.

## ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



### ■ SERIAL PRESENCE DETECT(SPD) FUNCTION

#### 1. PIN DESCRIPTIONS

#### **SCL (Serial Clock)**

SCL input is used to clock all data input/output of SPD

#### **SDA (Serial Data)**

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

#### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

#### 2. SPD OPERATIONS

#### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.1 below.

#### START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

#### STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


#### SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices-namely up to eight modules-on the bus. The eight addresses for eight SPD devices are defined by the state of the  $SA_0$ ,  $SA_1$  and  $SA_2$  inputs.

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W}$  bit is "1", a read operation is selected, when  $R/\overline{W}$  bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of  $SA_0$ ,  $SA_1$ , and  $SA_2$  inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the  $R/\overline{W}$  bit, the SPD will execute a read or write operation.



#### 3. READ OPERATION


#### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the  $R/\overline{W}$  bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the  $R/\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




#### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	0 114	Value		
			Condition	Min.	Max.	Unit
Input Leakage Current		Sili	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vout ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


<sup>\*1.</sup> Referenced to Vss.

### 5. AC CHARACTERISTICS

NI-	Paramatan.	0	Value		1124
No.	Parameter	Symbol	Min.	Max.	- Unit
1	SCL Clock Frequency	fscL	0	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	<b>t</b> BUF	4.7	_	μs
5	Start Condition Hold Time	<b>t</b> hd:sta	4.0	_	μs
6	Clock Low Period	<b>t</b> LOW	4.7	_	μs
7	Clock High Period	<b>t</b> HIGH	4.0	_	μs
8	Start Condition Set Up Time	tsu:sta	4.7	_	μs
9	Data In Hold Time	thd:dat	0	_	μs
10	Data In Set Up Time	tsu:dat	250	_	ns
11	SDA and SCL Rise Time	<b>t</b> R	_	1	μs
12	SDA and SCL Fall Time	t⊧	_	300	ns
13	Stop Condition Set Up Time	tsu:sto	4.7	_	μs
14	Data Out Hold Time	tон	100	_	ns
15	Write Cycle Time	twr	_	15	ms



#### **■ PACKAGE DIMENSION**



## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9703

© FUJITSU LIMITED Printed in Japan